



Bipolar Junction Transistor (BJT)



E = Emitter \rightarrow highly
 B = Base \rightarrow lightly
 C = Collector \rightarrow medium

Symbol



Bipolar
 \hookrightarrow current flows due to two types of charge carriers i.e. electrons & holes



Trans carriers flow from high Resistance region to low resistance \rightarrow transistor
 & vice versa

- * Emitter: source of charge carriers (medium area)
- * Base: of base is heavily doped as emitter base & base are of opposite nature (P-N) or (NP) so base is lightly doped to reduce combination of holes & e^- \rightarrow base size is short (small)
- * \rightarrow Time taken by charge carriers to cross base called as Transit time
 \rightarrow this may less so area is small

* Collection :- kept large and medium doped as charge carriers are already present & more carriers will come as more charge carriers are present in collector. So due to collision, energy generated which dissipate power to move in different direction so if the collector region will be large ~~big~~ then the Area will be more which consequently helps in less collision.

* for Amplifying we need the configuration of n-p-n & p-n-p.

Different Biasing Transistor



③ J_E J_C forward
FB RB \rightarrow Active Region

\rightarrow Transistor behaves as Amplifier


④ J_E J_C
RB FB \rightarrow Reverse Active Region


\rightarrow Gain is negligible so focus cannot be used as Amplifier

- External voltage supply which is supplied to device during

Introduction of BJT


- * BJT stands for Bipolar junction Transistor
- * It is a Bipolar device i.e. current is carried by both e^- & holes so it has both majority carriers & minority carriers. It is a three layer & junction device first junction is formed b/w emitter & base second junction is formed b/w base & collector
- * Emitter is highly doped to inject its majority carriers into base & is provided with medium area
- * Base is lightly doped to reduce the recombination & is provided with smallest area to reduce the transit time it is the time taken by charge carriers in moving from emitter to collector.
- * Collector is moderately doped & it is provided with largest area to withstand heat dissipation.





$$I_E = I_B + I_C$$

- In N-P-N Transistor current is dominated by e^- , In P-N-P Transistor current is dominated by holes ~~to~~
- NPN & PNP transistor complementary transistor because direction of current majority carriers & voltages are opposite in both cases



Diffusion Current :- I_E, I_B, I_C

Drift Current or Leakage Current :- I_{CO}
Reverse saturation Current

There are two types of current which flows in Transistor

1. Diffusion Current

When charge carriers move from highly-doped region to low doped region. The current generated is Diffusion Current
OR




Current generated due to majority charge carriers } Emitter, Base & Collector is due to movement of majority carriers }

2. Drift Current - I_{CO} is due to movement of minority charge carriers so it is drift current

I_{CO} is called as Reverse saturation Current or Leakage Current.

~> Gains of transistor

- 1) Alpha (α) \rightarrow Gains of CB Config
- 2) Beta (β) \rightarrow gain of CE config
- 3) Gains (β) \rightarrow Gain of CC config




~> $\alpha \rightarrow 0.6 - 0.999$
 typical values of $\alpha \rightarrow 0.98$

Gains
 $A_I \rightarrow A_V$
 $A_P = A_I A_V$


$\beta \Rightarrow 30-300$
typical value $\rightarrow 49$

$\beta \Rightarrow \beta + 1$ $\beta = \beta + 1$


- α is called as current gain of common base transistor. It is slightly less than 1. α ranges from 0.6 to 0.999. typical value of α is 0.98. Maximum value of α is 1 (only in ideal transistor).
- β is called as current gain of common emitter configuration. β ranges from 30 to 300. Its typical value is 49. β is very sensitive to temperature. In germanium β doubles for every 50°C & in silicon β doubles for every 45°C .



$\beta_{DC} = \left| \frac{I_C}{I_B} \right|$ $\beta_{AC} = \left| \frac{dI_C}{dI_B} \right|$



β is current gain of common collector transistor. typical value is 50.





I_{CO} → Reverse saturation current

I_{CBO}

(Collector to Base current when emitter is open circuited)

I_{CEO}

(Collector to emitter current when base is open circuited)



$$I_C = \alpha I_E + I_{CO}$$

for common base, $I_C = \alpha I_E + I_{CBO}$

also

$$I_C = I_{C1} + I_{C2}$$

$$I_C = \alpha (I_{C1} + I_{E2}) + I_{CBO}$$

$$I_C (1 - \alpha) = \alpha I_{E2} + I_{CBO}$$

$$I_C = \frac{\alpha}{1 - \alpha} I_{E2} + \frac{1}{1 - \alpha} I_{CBO}$$

$$I_C = \beta I_{E2} + (\beta + 1) I_{CBO}$$

where, $\beta = \frac{\alpha}{1 - \alpha}$

Q A transistor has $\alpha = 0.98$ find its β .

$$\beta = \frac{0.98}{0.02} = 49$$

Q A transistor has $\alpha = 0.99$ find its β

$$= \frac{0.99}{0.01} = 99$$

Q A transistor has $\beta = 49$ find emitter current
if $I_B = 10 \mu A$

| | |
|---|--|
| $I_E = I_B + I_C$ $I_C = \beta I_B$ $I_C = (\beta + 1) I_B$ $= 50 \times 10 \mu A$ $= 5 \text{ mA}$ | $I_C = 49 \times 10 \mu A$ $= 49 \times 10 \times 10^{-6} A$ $= 0.49 \text{ mA}$ <hr style="width: 50%; margin-left: 0;"/> $0.49 + 10$ |
|---|--|


Q) Transistor has $\beta = 0.99$; $I_B = 5 \mu A$ & leakage current of $10 nA$ find its collector current

$$\begin{aligned} I_C &= 0.99 \times 5 \times 10^{-6} + 10 \times 10^{-9} \\ &= 4.95 \times 10^{-6} + 10^{-8} \\ &= (0.0495) \times 10^{-3} \\ &= (0.0496) \times 10^{-3} \\ &= \cancel{0.1} \text{ mA} \\ &= \underline{\underline{496 \mu A}} \end{aligned}$$


Types of configuration of BJT

1. Common Base configuration
2. Common Emitter configuration
3. Common collector configuration


Common Base Configuration





Input characteristics



Output characteristics



leakage





- Input characteristics of a transistor is obtained b/w input current and input voltage by keeping output voltage constant.
- Input characteristics of common base transistor is similar to the forward characteristics of diode.

Input characteristics can be explained with the help of Eber-Moll's Model where two diodes D1 & D2 are connected back to back. where D1 is connected in forward bias as per the circuit given below D1 is connected in FB


D2 is connected in RB so D1 will conduct & D2 will remain off so we are getting input characteristics of transistor similar to the forward characteristics of Diode D1

$$\text{Current gain} = \frac{\text{Output current}}{\text{Input current}} = \frac{I_C}{I_E} = (\alpha = 1) \text{ i.e. } \text{voltageless}$$

Output characteristics




6. Phase shift is 0° or 360°





Applications :-

1. Since current is constant in output it can be used as a Constant Current Source
2. Since voltage gain is highest so it can be used as a voltage Amplifier.
3. Since there is 0° or 360° phase shift so it can be used as non-inverting amplifier

2. Common Emitter Configuration



Circuit Diagram of CE Configuration



$$\text{slope} = \frac{-1}{\text{Output Resistance}}$$

$$\text{Current gain} = \frac{I_c}{I_B} = \beta_0$$

Properties: (1) It has moderate input resistance around (1Kohm)

(2) It has moderate output resistance (around 50k - 30k)

(3) It has moderate current gain

(4) " " Voltage gain

(5) " highest power gain

$$A_p = A_v A_i$$

\downarrow highest \downarrow moderate




(6) It has phase shift of 180°

Applications

- (1) It is most common & popularly used configuration
- (2) since it has highest power gain so this configuration is used Power Amplifier
- (3) since it has phase shift of 180° so it can be used as inverting Amplifier


Input

⑧ Common collector configuration



Input characteristics

Output characteristics



Current gain = $\frac{I_E}{I_B} = \beta$

slope = -1
Output resistance



Properties:-

- ① It has ~~low~~ highest Input Resistance
- ② It has lowest output Resistance
- ③ " highest current gain $\beta = \frac{I_E}{I_B}$
- ④ " lowest voltage gain
- ⑤ " moderate Power gain
- ⑥ Phase shift is 0° or 360°

Application

- ① It can be used as Current Amplifier
- ② It can be used as non-inverting amplifier

DC Loadline & Q-Point



Analysis of T_o

| | |
|--|--|
| <p>DC Analysis (Input signal is set equal to zero) To Calculate Q point, stability & operating current & voltages</p> | <p>AC Analysis (DC Biasing is grounded) To Calculate Z_{in}, Z_o, A_v & A_f</p> |
|--|--|

Q point is fⁿ of 3 parameters (I_C, I_B, V_{CE})

Apply KVL in input loop ~~Q point~~

$$V_{BB} - I_B R_B - V_{BE} = 0$$

$$* \boxed{I_B = \frac{V_{BB} - V_{BE}}{R_B}}$$

$$* \boxed{I_C = \beta I_B}$$

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$* \boxed{V_{CE} = V_{CC} - I_C R_C}$$

$$V_{CC} - I_C R_C - V_{CE} = 0$$

$$(I_C) = \frac{V_{CC} - V_{CE}}{R_C}$$

for $V_{CE} = 0$

$$\boxed{I_C = \frac{V_{CC}}{R_C}}_{\text{max}}$$


for maximum stability, should be at centre

- DC loadline is a straight line which joins $I_{C \text{ max}}$ & V_{CC} or saturation point & cutoff point
- DC loadline is plotted under "quiescent conditions" a transistor is said to be under quiescent condition when zero input signal is applied
- Q point is called as quiescent point or operating point
It is function of I_B, I_C & V_{CE} .


Q point is temperature sensitive as temperature increases I_C will increase & V_{CE} will increase & Q point is shift towards saturation Region so transistor will stop working as an amplifier.

similarly Q point is situated near cut-off Region then also negative half of the cycle will be clipped off. Output will be distorted so to get maximum gain in amplifier with distortion less output Q point must be located at the centre of DC loadline.

Emitter stabilized circuit:-



Fixed Bias circuit:-



~~Similarly~~ also

$$V_{CE} = V_C - V_E$$

$$V_{BE} = V_B - V_E$$

$$V_{BC} = V_B - V_C$$

Applying KVL in I/P loop

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

① $V_{CC} = 16V$
 $R_B = 470 k\Omega$
 $R_C = 2.7 k\Omega$
 $\beta = 90$

Determine I_{BQ} , I_{CQ} , V_{CEQ} , V_C , V_B and V_E

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{16 - V_{BE}}{470 \times 10^3} = \frac{16 - 0.7}{470 \times 10^3}$$

$$V_{BE} = V_B - V_E$$

$$32 \mu A$$

$$\beta I_B = I_C$$

$$I_C = 90 \left(\frac{16 - V_{BE}}{470 \times 10^3} \right) \Rightarrow 2880 \mu A$$

2.8 mA

$$V_{CE} = 16 - 90 \left(\frac{16 - V_{BE}}{470 \times 10^3} \right) (2.7 \times 10^3)$$

$$V_{CE} = 16 - \frac{90(16 - V_{BE})}{470} \times 2.7 = 16 - 0.8 \times 2.7$$

$$= 16 - 7.56$$

$$\cancel{V_C - V_E = 16 - 7.56} \quad V_{CE} = 8.44V$$

$$V_{BE} = V_B - V_E$$

As V_E is grounded so $V_E = 0$

$$V_B = V_{BE}$$

$$V_{CE} = V_C - V_E$$


$$V_{CE} = V_C$$

$$V_{BC} = V_B - V_C$$

$$= V_{BE} - V_{CE}$$

$$= 0.7 - 8.44$$

②



Find I_C
 R_C
 R_B
 V_{CE}

$$\textcircled{1} I_C = 40 \times 80 \mu A$$

$$= 1.2 \text{ mA}$$

$$\textcircled{2} R_C = \frac{12V - 6V}{I_C}$$

$$\textcircled{3} R_B = \frac{V_{CC} - V_{BE}}{I_B}$$

$$= \frac{6 - 0.7}{40 \mu A}$$

$$= \frac{5.3 \text{ V}}{40 \mu A}$$

$$= 0.132 \times 10^6 \Omega$$

$$= 132 \text{ k}\Omega$$

$$= \frac{6}{1.2 \text{ mA}}$$

$$= \frac{6000}{12}$$

$$= 500$$


$$= 500$$

$$= 5 \text{ k}\Omega$$

$$= 5 \text{ k}\Omega$$

$$\begin{aligned} \textcircled{4} V_{CE} &= V_C - V_E \\ &= V_C - 0 \\ &= 6V \end{aligned}$$


③ voltage divider configuration



C_1 & C_2 are blocking capacitors } open circuited for DC Analysis
 $C_E \rightarrow$ bypass capacitor


DC Analysis

Exact Analysis
Consider input section




Thevenin circuit
To calculate R_{in} & AC input source.


~~Applied~~ Approximate Analysis
[used when $\beta R_E > 10R_2$]



$R_{in} = R_1 \parallel R_E$



$$V_{th} = \frac{V_{cc} R_2}{R_1 + R_2}$$



KVL (single loop or input section)

$$V_{th} - I_B R_{th} - V_{BE} - I_E R_E = 0$$

$$I_E = (\beta + 1) I_B$$

$$V_{th} - I_B R_{th} - V_{BE} - (\beta + 1) I_B R_E = 0$$

$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (\beta + 1) R_E}$$


$$I_C = \beta I_B$$

Applying KVL to output section

$$V_{cc} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$I_C \approx I_E$$

$$V_{CE} = V_{cc} - I_C (R_C + R_E) = 0$$



Derive

(a) I_{BQ}

(b) I_{CQ}

(c) V_{CEQ}

(d) V_C

(e) V_E

(f) V_B

$$\beta \times 0.08 \text{ k}\Omega = (9.1 \text{ k}\Omega)$$

$$20 \times 0.08$$

$$\frac{640 \text{ V}}{10} = 71$$

$$\begin{array}{r} 69 \\ \times 9.1 \\ \hline 621 \\ 6279 \\ \hline \end{array}$$

$$\frac{1}{R_{th}} = \frac{1}{62} + \frac{1}{9.1} = \frac{9.1 + 62}{62 \times 9.1} = \frac{71.1}{627.9}$$

$$R_{th} = \frac{627.9}{71.1}$$

$$R_{th} = 8.83 \text{ k}\Omega \approx 8$$

$$V_{th} = V_{CC} \frac{R_2}{R_1 + R_2}$$

$$= \frac{16 \times 9.1}{9.1 + 62}$$

$$V_{th} = 2.04 \text{ V}$$

$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (\beta + 1) R_E}$$

$$= \frac{2.04 - 0.7}{8 + (20 + 1) \times 0.08}$$

$$= 1.34$$

$$\begin{aligned}
 I_C &= \beta I_B \\
 &= 80 \times 20 \mu A \\
 &= 1620 \mu A \\
 &= \underline{1.62 \text{ mA}}
 \end{aligned}$$

$$\begin{aligned}
 V_{CE} &= 16 - 1.6(3.9 + 0.68) \\
 &= 16 - 1.6 \times 4.58 \\
 &= 16 - 7.328 \\
 &= \underline{8.672 \text{ V}}
 \end{aligned}$$

$$\begin{aligned}
 \cancel{V_{CE}} &= \cancel{V_C} - \cancel{V_E} \\
 \cancel{8.672} &
 \end{aligned}$$

$$\cancel{V_E} \quad V_E = I_E R_E$$

$$\begin{aligned}
 I_E &= I_B + I_C \\
 &= 1.621 \text{ mA}
 \end{aligned}$$

$$\begin{aligned}
 V_E &= 1.621 \times 0.068 \text{ V} \\
 &= \underline{0.110 \text{ V}}
 \end{aligned}$$

$$\begin{aligned}
 V_C &= 8.67 + 0.110 \\
 &= \underline{8.780 \text{ V}}
 \end{aligned}$$

$$V_{BE} = V_B - V_E$$

$$0.7 + 1.10$$

$$\therefore = \underline{1.8 \text{ V}}$$

② Approximate Analysis


$$V_{BB} = \frac{V_{CC} R_2}{R_1 + R_2}$$

$$V_B - V_{BE} - I_E R_E = 0$$

$$I_E = \frac{V_B - V_{BE}}{R_E}$$

$$I_B = \frac{I_E}{\beta + 1}$$

$$I_C = \beta I_B$$



① find I_C , I_E , V_E , V_{CE} , V_B & R_1


$$100 \times 0.2 \geq 82$$

$$120 \geq 82 \rightarrow$$

$$V_{CC} = V_C - V_E$$

$$V_{CC} = 10.6 - V_E$$

$$10.6 - (V_E = I_E R_E) - 0.7$$



$$① I_C = 100 \times 20 \mu A$$

$$I_C = 2 \text{ mA}$$

$$② V_E = I_E R_E$$

$$= 2.02 \times 1.2$$

$$= 2.424$$

$$(20 \mu A)(101) = I_E = 2.02 \text{ mA}$$

$$2.02 \times 1.2 = V_E - 0.7$$

$$\Rightarrow 1.724$$

2.02

classmate

Date _____

Page _____

$$\textcircled{4} \quad M_{cc} - I_c R_c = V_c$$

$$V_{cc} = 10.6 + 2 \times 2.7$$

$$V_{cc} = 16V$$

$$\textcircled{5} \quad V_{CE} = V_c - V_E = 10.6 - 2.4$$

$$= 8.2V$$

$$\textcircled{6} \quad V_{BE} = V_B - V_E$$

$$V_B = V_{BE} + V_E$$

$$= 3.2V$$

$$\textcircled{7} \quad V_{BB} = \frac{16 \times 8.2}{8.2 + R_1}$$

$$3.2 = \frac{16 \times 8.2}{8.2 + R_1} \Rightarrow \frac{131.2}{8.2 + R_1}$$


$$26.24 + 3.2R_1 = 131.2$$

$$R_1 = 32.8\Omega$$

FET (Field Effect Transistor)


JFET (Junction FET)

$R_i \rightarrow 10^6 \text{ to } 10^8 \Omega$



MOSFET (Metal Oxide Semiconductor FET)

$R_i \rightarrow 10^{18} \text{ to } 10^{15} \Omega$



BJT

1. Bipolar Devices
2. presence of leakage current.
3. Thermal stability is less
4. Current - controlled devices
5. Asymmetrical Device

E, B, C

FET

- Unipolar Devices
- Absence of leakage current
- Comparatively more thermally stable
- Voltage - controlled devices
- Symmetrical Devices

S, D, G

~~Gate~~ Source


Drain

Gate


1. FET is a voltage controlled device as operation of FET depends on electric field intensity produced in the channel.
2. FET is a unipolar device hence it is a majority carrier device i.e. there is no leakage current due to minority charge carriers.
3. Due to absence of leakage current FET has excellent thermal stability.
4. When compare to BJT, FET is smaller in size & easier to fabricate and it is a better device as an amplifier.
5. It is three terminals
 1. Source (S) - It is source of majority carriers.
 2. Drain (D) - It is the terminal which drains off majority carriers.
 3. Gate (G) - It is the terminal which controls the majority carriers moving from source to drain or indirectly controls the drain current.

Channel - It is the region in b/w two gates.


N-channel JFET :-



Transfer characteristics :-



Output characteristics :-



- In open circuit JFET channel cross sectional Area is maximum. When V_{DS} is applied channel width decreases. Depletion layers will penetrate more into the channel near the Drain
- JFET channel is wedge-shaped
- In JFET, Gate to source voltage is always operated Under Reverse Bias
- The magnitude of gate leakage current I_g is in (nA) (neglected)

Explanation of Transfer chara

1. I_D is maximum when $V_{GS} = 0V$, its value is equal to I_{DSS} this is because maximum channel length is offered
2. when we $\uparrow V_{GS} \rightarrow$ MOS is more reverse biased. The depletion layer will penetrate more into the channel & reduces channel width. Therefore, more majority carriers will reach drain & I_D .
3. The min ~~voltage~~ gate to source voltage required to cut-off the channel or to reduce the drain current to 0 is called $V_{GS}(\text{cut-off})$ or $V_{GS}(\text{off})$
4. The process where channel width can be altered by ~~the~~ varying V_{GS} voltage is called as channel width modulation